Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock_end Download
 Description: Quartus II 9.0-based electronic clock, using VHDL language, display clock, week, etc., can be adjusted.
 Downloaders recently: [More information of uploader 严科]
 To Search:
File list (Check if you may need any files):
 

clock_end\clkdiv.bsf
.........\clkdiv.vhd
.........\clkdiv.vhd.bak
.........\clkdiv.vwf
.........\clock.asm.rpt
.........\clock.cdf
.........\clock.done
.........\clock.dpf
.........\clock.fit.rpt
.........\clock.fit.smsg
.........\clock.fit.summary
.........\clock.flow.rpt
.........\clock.jic
.........\clock.map
.........\clock.map.rpt
.........\clock.map.summary
.........\clock.pin
.........\clock.pof
.........\clock.qpf
.........\clock.qsf
.........\clock.qws
.........\clock.sim.rpt
.........\clock.sof
.........\clock.tan.rpt
.........\clock.tan.summary
.........\clock1.bdf
.........\day.bsf
.........\day.vhd
.........\day.vhd.bak
.........\day.vwf
.........\.b\add_sub_3dc.tdf
.........\..\add_sub_4dc.tdf
.........\..\add_sub_4rh.tdf
.........\..\add_sub_5dc.tdf
.........\..\add_sub_5rh.tdf
.........\..\add_sub_6dc.tdf
.........\..\add_sub_6rh.tdf
.........\..\add_sub_7dc.tdf
.........\..\add_sub_7rh.tdf
.........\..\add_sub_8dc.tdf
.........\..\add_sub_8rh.tdf
.........\..\add_sub_9dc.tdf
.........\..\add_sub_adc.tdf
.........\..\add_sub_bdc.tdf
.........\..\add_sub_hsh.tdf
.........\..\add_sub_jec.tdf
.........\..\add_sub_kec.tdf
.........\..\add_sub_lec.tdf
.........\..\add_sub_msh.tdf
.........\..\add_sub_nsh.tdf
.........\..\alt_u_div_0oe.tdf
.........\..\alt_u_div_2oe.tdf
.........\..\alt_u_div_3oe.tdf
.........\..\alt_u_div_4oe.tdf
.........\..\alt_u_div_6oe.tdf
.........\..\alt_u_div_aoe.tdf
.........\..\alt_u_div_qte.tdf
.........\..\alt_u_div_une.tdf
.........\..\clock.asm.qmsg
.........\..\clock.cbx.xml
.........\..\clock.cmp.bpm
.........\..\clock.cmp.cdb
.........\..\clock.cmp.ecobp
.........\..\clock.cmp.hdb
.........\..\clock.cmp.kpt
.........\..\clock.cmp.logdb
.........\..\clock.cmp.rdb
.........\..\clock.cmp.tdb
.........\..\clock.cmp0.ddb
.........\..\clock.cmp_merge.kpt
.........\..\clock.db_info
.........\..\clock.eco.cdb
.........\..\clock.eds_overflow
.........\..\clock.fit.qmsg
.........\..\clock.fnsim.cdb
.........\..\clock.fnsim.hdb
.........\..\clock.fnsim.qmsg
.........\..\clock.hier_info
.........\..\clock.hif
.........\..\clock.lpc.html
.........\..\clock.lpc.rdb
.........\..\clock.lpc.txt
.........\..\clock.map.bpm
.........\..\clock.map.cdb
.........\..\clock.map.ecobp
.........\..\clock.map.hdb
.........\..\clock.map.kpt
.........\..\clock.map.logdb
.........\..\clock.map.qmsg
.........\..\clock.map_bb.cdb
.........\..\clock.map_bb.hdb
.........\..\clock.map_bb.logdb
.........\..\clock.pre_map.cdb
.........\..\clock.pre_map.hdb
.........\..\clock.rtlv.hdb
.........\..\clock.rtlv_sg.cdb
.........\..\clock.rtlv_sg_swap.cdb
.........\..\clock.sgdiff.cdb
.........\..\clock.sgdiff.hdb
.........\..\clock.sim.cvwf
    

CodeBus www.codebus.net