Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ADDA_4CE15 Download
 Description: The FPGA program of ADDA sample can be used to control ADDA chip, verilog
 Downloaders recently: [More information of uploader 陈更胜]
 To Search:
File list (Check if you may need any files):
 

ADDA_4CE15\AD.bsf
..........\AD.v
..........\AD.v.bak
..........\ADDA.asm.rpt
..........\ADDA.bdf
..........\ADDA.cdf
..........\ADDA.done
..........\ADDA.fit.rpt
..........\ADDA.fit.smsg
..........\ADDA.fit.summary
..........\ADDA.flow.rpt
..........\ADDA.jdi
..........\ADDA.map.rpt
..........\ADDA.map.summary
..........\ADDA.pin
..........\ADDA.pof
..........\ADDA.qpf
..........\ADDA.qsf
..........\ADDA.qws
..........\ADDA.restore.rpt
..........\ADDA.sof
..........\ADDA.sta.rpt
..........\ADDA.sta.summary
..........\ADDA.tan.rpt
..........\ADDA.tan.summary
..........\ADDA_assignment_defaults.qdf
..........\AddddD.v
..........\altpll0.bsf
..........\altpll0.ppf
..........\altpll0.qip
..........\altpll0.v
..........\altpll0_bb.v
..........\bin\assignment_defaults.qdf
..........\DA.bsf
..........\DA.v
..........\DA.v.bak
..........\db\ADDA.amm.cdb
..........\..\ADDA.asm.qmsg
..........\..\ADDA.asm.rdb
..........\..\ADDA.asm_labs.ddb
..........\..\ADDA.cbx.xml
..........\..\ADDA.cmp.bpm
..........\..\ADDA.cmp.cdb
..........\..\ADDA.cmp.hdb
..........\..\ADDA.cmp.kpt
..........\..\ADDA.cmp.logdb
..........\..\ADDA.cmp.rdb
..........\..\ADDA.cmp_merge.kpt
..........\..\ADDA.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
..........\..\ADDA.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
..........\..\ADDA.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
..........\..\ADDA.db_info
..........\..\ADDA.fit.qmsg
..........\..\ADDA.hier_info
..........\..\ADDA.hif
..........\..\ADDA.idb.cdb
..........\..\ADDA.lpc.html
..........\..\ADDA.lpc.rdb
..........\..\ADDA.lpc.txt
..........\..\ADDA.map.bpm
..........\..\ADDA.map.cdb
..........\..\ADDA.map.hdb
..........\..\ADDA.map.kpt
..........\..\ADDA.map.logdb
..........\..\ADDA.map.qmsg
..........\..\ADDA.map_bb.cdb
..........\..\ADDA.map_bb.hdb
..........\..\ADDA.map_bb.logdb
..........\..\ADDA.pre_map.cdb
..........\..\ADDA.pre_map.hdb
..........\..\ADDA.rpp.qmsg
..........\..\ADDA.rtlv.hdb
..........\..\ADDA.rtlv_sg.cdb
..........\..\ADDA.rtlv_sg_swap.cdb
..........\..\ADDA.sgate.rvd
..........\..\ADDA.sgate_sm.rvd
..........\..\ADDA.sgdiff.cdb
..........\..\ADDA.sgdiff.hdb
..........\..\ADDA.sld_design_entry.sci
..........\..\ADDA.sld_design_entry_dsc.sci
..........\..\ADDA.smart_action.txt
..........\..\ADDA.sta.qmsg
..........\..\ADDA.sta.rdb
..........\..\ADDA.sta_cmp.8_slow_1200mv_85c.tdb
..........\..\ADDA.syn_hier_info
..........\..\ADDA.tiscmp.fastest_slow_1200mv_0c.ddb
..........\..\ADDA.tiscmp.fastest_slow_1200mv_85c.ddb
..........\..\ADDA.tiscmp.fast_1200mv_0c.ddb
..........\..\ADDA.tiscmp.slow_1200mv_0c.ddb
..........\..\ADDA.tiscmp.slow_1200mv_85c.ddb
..........\..\ADDA.tis_db_list.ddb
..........\..\ADDA_global_asgn_op.abo
..........\..\altpll0_altpll.v
..........\..\altsyncram_0eq1.tdf
..........\..\altsyncram_6371.tdf
..........\..\altsyncram_8124.tdf
..........\..\altsyncram_a124.tdf
..........\..\altsyncram_abq1.tdf
..........\..\altsyncram_au14.tdf
..........\..\altsyncram_c124.tdf
    

CodeBus www.codebus.net