Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: digital clock verilog code running on XILINX, you can manually set the clock, Alarm Clock, alarm
 Downloaders recently: [More information of uploader 严毅民]
 To Search:
File list (Check if you may need any files):
 

数字钟
......\LED_flash.v
......\LED_flash_testbench.v
......\cnt.v
......\cnt_testbench.v
......\key.v
......\led_key.ucf
......\mode.v
......\model_testbench.v
......\test.v
......\time_set.v
......\time_set_testbench.v
......\timer.v
......\timer_testbench.v
......\timer_up.v
......\timer_up_testbench.v
    

CodeBus www.codebus.net