Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cnt24 Download
 Description: VHDL24 sec basketball countdown, written in VHDL, to achieve 23 to 0 count. Quartues written in II 9.1.
 Downloaders recently: [More information of uploader Ronge]
 To Search:
File list (Check if you may need any files):
 

cnt24\cnt24.asm.rpt
.....\cnt24.cdf
.....\cnt24.done
.....\cnt24.fit.eqn
.....\cnt24.fit.rpt
.....\cnt24.fit.summary
.....\cnt24.flow.rpt
.....\cnt24.map.eqn
.....\cnt24.map.rpt
.....\cnt24.map.summary
.....\cnt24.pin
.....\cnt24.pof
.....\cnt24.qpf
.....\cnt24.qsf
.....\cnt24.qws
.....\cnt24.sim.rpt
.....\cnt24.sof
.....\cnt24.tan.rpt
.....\cnt24.tan.summary
.....\cnt24.vhd
.....\cnt24.vwf
.....\db\cnt24.asm.qmsg
.....\..\cnt24.cbx.xml
.....\..\cnt24.cmp.cdb
.....\..\cnt24.cmp.hdb
.....\..\cnt24.cmp.qrpt
.....\..\cnt24.cmp.rdb
.....\..\cnt24.cmp.tdb
.....\..\cnt24.cmp0.ddb
.....\..\cnt24.dbp
.....\..\cnt24.db_info
.....\..\cnt24.eco.cdb
.....\..\cnt24.eds_overflow
.....\..\cnt24.fit.qmsg
.....\..\cnt24.hier_info
.....\..\cnt24.hif
.....\..\cnt24.map.cdb
.....\..\cnt24.map.hdb
.....\..\cnt24.map.qmsg
.....\..\cnt24.pre_map.cdb
.....\..\cnt24.pre_map.hdb
.....\..\cnt24.psp
.....\..\cnt24.rtlv.hdb
.....\..\cnt24.rtlv_sg.cdb
.....\..\cnt24.rtlv_sg_swap.cdb
.....\..\cnt24.sgdiff.cdb
.....\..\cnt24.sgdiff.hdb
.....\..\cnt24.signalprobe.cdb
.....\..\cnt24.sim.hdb
.....\..\cnt24.sim.qmsg
.....\..\cnt24.sim.qrpt
.....\..\cnt24.sim.rdb
.....\..\cnt24.sim.vwf
.....\..\cnt24.sld_design_entry.sci
.....\..\cnt24.sld_design_entry_dsc.sci
.....\..\cnt24.syn_hier_info
.....\..\cnt24.tan.qmsg
.....\seg2.txt
.....\db
cnt24
    

CodeBus www.codebus.net