Description: VHDL code, source with the phase difference between the two DDS, can now be used to produce 1m phase programmable clock accuracy can be accurate to 0.01 points. Output two clocks with start control bit
To Search:
File list (Check if you may need any files):
delay.vhd
Download