Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: single-CPU Download
 Description: Single CPU clock design, spartan 3e board test passed, support some mips instruction, containing sample code and binary files mips
 Downloaders recently: [More information of uploader Chan Cheng]
 To Search:
File list (Check if you may need any files):
 

mips and mcode.txt
单时钟CPU_代码包\Adder32.v
................\Adder4.v
................\ALUctrl.v
................\ALUnit.v
................\AND2x.v
................\CtrlLogic.v
................\display.v
................\display32bit.v
................\InsMemory.v
................\mcode_coe_big_32bit.coe
................\Memory.v
................\MUX32bit_2_1.v
................\MUX32bit_4_1.v
................\MUX5bit_2_1.v
................\OR2x.v
................\pbdebounce.v
................\top.ucf
................\top.v
add30_程序mips源码.txt
mcode_coe_big_32bit.coe
单时钟CPU_代码包
    

CodeBus www.codebus.net