Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 24 Download
 Description: Verilog HDL code for FPGA-based 6M crystal basketball 24 seconds timer, with testbench
 Downloaders recently: [More information of uploader 单俍]
 To Search:
File list (Check if you may need any files): 
 

decount.v
tdecount.v

CodeBus www.codebus.net