Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fir_verilog_matlab Download
 Description: This design is a FIR low-pass filter design based on FPGA, use Verilog to program filter module, and joint simulation by Matlab and modelsim to validate the design results.
 Downloaders recently: [More information of uploader 郭婷]
 To Search:
File list (Check if you may need any files):
 

fir_verilog_matlab\fir\db\add_sub_l9h.tdf
..................\...\..\add_sub_m9h.tdf
..................\...\..\altsyncram_is81.tdf
..................\...\..\fir.cbx.xml
..................\...\..\fir.cmp.rdb
..................\...\..\fir.db_info
..................\...\..\fir.eco.cdb
..................\...\..\fir.hier_info
..................\...\..\fir.hif
..................\...\..\fir.lpc.html
..................\...\..\fir.lpc.rdb
..................\...\..\fir.lpc.txt
..................\...\..\fir.map.ecobp
..................\...\..\fir.map.kpt
..................\...\..\fir.map.qmsg
..................\...\..\fir.map_bb.cdb
..................\...\..\fir.map_bb.hdb
..................\...\..\fir.map_bb.logdb
..................\...\..\fir.pre_map.cdb
..................\...\..\fir.pre_map.hdb
..................\...\..\fir.rtlv.hdb
..................\...\..\fir.rtlv_sg.cdb
..................\...\..\fir.rtlv_sg_swap.cdb
..................\...\..\fir.sgdiff.cdb
..................\...\..\fir.sgdiff.hdb
..................\...\..\fir.sld_design_entry.sci
..................\...\..\fir.sld_design_entry_dsc.sci
..................\...\..\fir.syn_hier_info
..................\...\..\fir.tis_db_list.ddb
..................\...\..\logic_util_heursitic.dat
..................\...\..\mult_28t.tdf
..................\...\..\mult_88t.tdf
..................\...\..\mult_mu01.tdf
..................\...\..\mult_su01.tdf
..................\...\fir.asm.rpt
..................\...\fir.done
..................\...\fir.eda.rpt
..................\...\fir.fit.rpt
..................\...\fir.fit.summary
..................\...\fir.flow.rpt
..................\...\fir.map.rpt
..................\...\fir.map.summary
..................\...\fir.pin
..................\...\fir.pof
..................\...\fir.qpf
..................\...\fir.qsf
..................\...\fir.qws
..................\...\fir.sof
..................\...\fir.tan.rpt
..................\...\fir.tan.summary
..................\...\fir.v
..................\...\fir_nativelink_simulation.rpt
..................\...\fir_top.v
..................\...\fir_top_tb.v
..................\...\fix_mult.v
..................\...\incremental_db\compiled_partitions\fir.db_info
..................\...\..............\...................\fir.root_partition.cmp.cdb
..................\...\..............\...................\fir.root_partition.cmp.dfp
..................\...\..............\...................\fir.root_partition.cmp.hdb
..................\...\..............\...................\fir.root_partition.cmp.kpt
..................\...\..............\...................\fir.root_partition.cmp.logdb
..................\...\..............\...................\fir.root_partition.cmp.rcfdb
..................\...\..............\...................\fir.root_partition.cmp.re.rcfdb
..................\...\..............\...................\fir.root_partition.map.atm
..................\...\..............\...................\fir.root_partition.map.cdb
..................\...\..............\...................\fir.root_partition.map.dpi
..................\...\..............\...................\fir.root_partition.map.hdb
..................\...\..............\...................\fir.root_partition.map.hdbx
..................\...\..............\...................\fir.root_partition.map.kpt
..................\...\..............\README
..................\...\input_rom.v
..................\...\rom.hex
..................\...\serv_req_info.txt
..................\...\.imulation\modelsim\fir.sft
..................\...\..........\........\fir.vo
..................\...\..........\........\fir_modelsim.xrf
..................\...\..........\........\fir_v.sdo
..................\...\transcript
..................\..._matlab\bin.txt
..................\..........\bin2.txt
..................\..........\data_in.txt
..................\..........\data_in2.txt
..................\..........\fir.m
..................\..........\文件说明.txt
..................\....tb(modelsim的project)\rom\fir.v
..................\..........................\...\fir.v.bak
.......

CodeBus www.codebus.net