Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 4.2 Download
 Description: Manchester encoding, decoding, Verilog source code
 Downloaders recently: [More information of uploader FUDAGUO]
 To Search:
File list (Check if you may need any files):
 

4.2\chart\图4-5.bmp
...\.....\图4-7.bmp
...\manch_de.rpt
...\manch_de.v
...\manch_de_testbench.v
...\manch_en.rpt
...\manch_en.v
...\manch_en_de.cr.mti
...\manch_en_de.mpf
...\manch_en_de.v
...\manch_en_testbench.v
...\transcript
...\vsim.wlf
...\wave\manch_de.bmp
...\....\manch_de_testbench.bmp
...\....\manch_en.bmp
...\....\manch_en_testbench.bmp
...\.ork\manch_de\verilog.asm
...\....\........\_primary.dat
...\....\........\_primary.vhd
...\....\........_testbench\verilog.asm
...\....\..................\_primary.dat
...\....\..................\_primary.vhd
...\....\......en\verilog.asm
...\....\........\_primary.dat
...\....\........\_primary.vhd
...\....\........_de\verilog.asm
...\....\...........\_primary.dat
...\....\...........\_primary.vhd
...\....\.........testbench\verilog.asm
...\....\..................\_primary.dat
...\....\..................\_primary.vhd
...\....\_info
...\....\manch_de
...\....\manch_de_testbench
...\....\manch_en
...\....\manch_en_de
...\....\manch_en_testbench
...\chart
...\wave
...\work
4.2
    

CodeBus www.codebus.net