Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: divider Download
 Description: The use of modulo 2N+1 counter, let the output clock in the X-1 (X between 0 and 2N-1) and 2N of the turning once, then can get the odd divider, but the duty ratio is not 50
 Downloaders recently: [More information of uploader houxili]
 To Search:
File list (Check if you may need any files):
 

divider\divider.v
divider
    

CodeBus www.codebus.net