Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Frame-synchronization Download
 Description: Frame synchronization state machine is mainly to overcome all kinds of unexpected situations that may occur in communications, including loss of signal, the communication channel error caused by the interruption, try to maintain a normal communicate. When the system starts, synchronous state machine is out of gait, and continues to search for a valid input signal synchronous mode (" 10011011" ), as soon as it finds a valid synchronous mode, enter the pre-synchronization state in pre-synchronization state also can not completely determine the start position of the current frame is found (as determined by the synchronization mode position) are correct, but also the need to continue to check whether the two separated one frame length (256 clocks) after the location is still valid in the synchronous mode, if present, then synchronous state machine will enter the synchronized state, otherwise it will return loss gait continue to search for the next valid synchronization pattern in
 Downloaders recently: [More information of uploader 刘旭]
 To Search:
File list (Check if you may need any files):
 

scrambler.v
Final.v
final_tb.v
Frame_Synm.v
FrameDataCheck.v
FrameTrans.v
FSYNM_tb.v
InputMode.v
    

CodeBus www.codebus.net