Description: SVG high voltage chain of verilog FPGA control procedures, including SPI, 16 road SCI synchronous communication module procedures to protect the self-locking function program, based on the detection and reactive power compensation strategies hysteresis it also includes the bus between FPGA and DSP program integrity fast interactive approach to data, etc.
To Search:
File list (Check if you may need any files):
HAPF_SLAVE2.v
Download