Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mips Download
 Description: MIPS-based architecture for single-cycle processor, includes a variety of basic operations, authentication method is to learn their numbers written contiguous memory.
 Downloaders recently: [More information of uploader 熊京魁]
 To Search:
File list (Check if you may need any files):
 

mips\alu.v
....\aluctr.v
....\aluctr_test.v
....\aluctr_test_isim_beh.exe
....\aluctr_test_isim_beh1.wdb
....\alu_envsettings.html
....\alu_summary.html
....\alu_t.v
....\alu_test.bmm
....\alu_test.v
....\alu_test_isim_beh.exe
....\alu_t_isim_beh.exe
....\bianji2.coe
....\bianji2.coe.bak
....\ctr.bld
....\ctr.cmd_log
....\ctr.lso
....\ctr.ncd
....\ctr.ngc
....\ctr.ngd
....\ctr.ngr
....\ctr.pad
....\ctr.par
....\ctr.pcf
....\ctr.prj
....\ctr.ptwx
....\ctr.stx
....\ctr.syr
....\ctr.twr
....\ctr.twx
....\ctr.unroutes
....\ctr.v
....\ctr.xpi
....\ctr.xst
....\ctr_envsettings.html
....\ctr_guide.ncd
....\ctr_isim_beh.exe
....\ctr_map.map
....\ctr_map.mrp
....\ctr_map.ncd
....\ctr_map.ngm
....\ctr_map.xrpt
....\ctr_ngdbuild.xrpt
....\ctr_pad.csv
....\ctr_pad.txt
....\ctr_par.xrpt
....\ctr_stx_beh.prj
....\ctr_summary.html
....\ctr_summary.xml
....\ctr_test.v
....\ctr_test_isim_beh.exe
....\ctr_test_stx_beh.prj
....\ctr_usage.xml
....\ctr_xst.xrpt
....\dram.mif
....\fuse.log
....\fuse.xmsgs
....\fuseRelaunch.cmd
....\ipcore_dir\coregen.cgp
....\..........\coregen.log
....\..........\create_dram.tcl
....\..........\create_irom.tcl
....\..........\dram\dist_mem_gen_v7_2_readme.txt
....\..........\....\.oc\dist_mem_gen_v7_2_vinfo.html
....\..........\....\example_design\dram_exdes.ucf
....\..........\....\..............\dram_exdes.vhd
....\..........\....\..............\dram_exdes.xdc
....\..........\....\..............\dram_prod_exdes.vhd
....\..........\....\implement\implement.bat
....\..........\....\.........\implement.sh
....\..........\....\.........\implement_synplify.bat
....\..........\....\.........\implement_synplify.sh
....\..........\....\.........\planAhead_ise.bat
....\..........\....\.........\planAhead_ise.sh
....\..........\....\.........\planAhead_ise.tcl
....\..........\....\.........\xst.prj
....\..........\....\.........\xst.scr
....\..........\....\simulation\dram_tb.vhd
....\..........\....\..........\dram_tb_agen.vhd
....\..........\....\..........\dram_tb_checker.vhd
....\..........\....\..........\dram_tb_dgen.vhd
....\..........\....\..........\dram_tb_pkg.vhd
....\..........\....\..........\dram_tb_rng.vhd
....\..........\....\..........\dram_tb_stim_gen.vhd
....\..........\....\..........\dram_tb_synth.vhd
....\..........\....\..........\functional\simulate_mti.bat
....\..........\....\..........\..........\simulate_mti.do
....\..........\....\..........\..........\simulate_mti.sh
....\..........\....\..........\timing\simulate_mti.bat
....\..........\....\..........\......\simulate_mti.do
....\..........\....\..........\......\simulate_mti.sh
....\..........\dram.asy
....\..........\dram.gise
....\..........\dram.mif
....\..........\dram.ncf
....\..........\dram.ngc
....\..........\dram.sym
....\..........\dram.v
....\..........\dram.veo
....\..........\dram.xco
    

CodeBus www.codebus.net