Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: stopwatch-design-and-verification Download
 Description: The module has a stopwatch function, with time, cleared, pause function, accuracy 0.01s
 Downloaders recently: [More information of uploader csy]
 To Search:
File list (Check if you may need any files):
 

Bizarre.v
clk_div.v
clk_div_tb.v
control.v
control_tb.v
keyboard.v
stopwatch.v
top_stopwatch.v
vga_ctrl.v
vga_show.v
    

CodeBus www.codebus.net