Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CLK_div Download
 Description: Written in verilog divider, including 16 points frequency, frequency eight points, 4 points frequency, frequency division 2, etc., the code is simple, high efficiency, personal feeling is very practical and is very helpful for beginners
 Downloaders recently: [More information of uploader 张俊]
 To Search:
File list (Check if you may need any files):
 

clk_div.v
fir_comp.v
    

CodeBus www.codebus.net