Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: init_LCD Download
 Description: Initializes Toppoly TD043MTEA1 LCD. R02: Type 1 Dot inversion, VD and HD low polarity, Latch data on falling edge, 800x480RGB R03: Software register standby, pre-charge enabled, 100 drive capacity, PWM enabled, VGL pump enabled, cp_clk enabled, normal power management R04: VGL pump freq ~32Khz, cp_clk freq ~32KHz, no reversing SCLK freq ~ 2.77 MHz, data changes only when SCLK is low, 1us pause between transmissions output data MSB first: Address[5-0]Z(R/W )Data[7-0]
 Downloaders recently: [More information of uploader Candace]
 To Search:
File list (Check if you may need any files):
 

init_LCD.vhd
    

CodeBus www.codebus.net