Description: Using verilog to achieve three CIC decimation filter, the input 8-bit data output 26-bit data, the use of finite state machines for sampling, including the integrator and comb to implement the module is implemented to achieve the next module
To Search:
File list (Check if you may need any files):
积分梳状滤波器verilog设计\code\cic3_decimator.v
.........................\code
积分梳状滤波器verilog设计
Download