Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clamped_beam_in_VHDL-AMS-master Download
 Description: System Level Model of MEMS Clamped-Clamped Beam in VHDL-AMS generated by ANSYS ROM Tool
 Downloaders recently: [More information of uploader 小海豚]
 To Search:
File list (Check if you may need any files):
 

clamped-clamped_beam_in_VHDL-AMS-master
.......................................\LICENSE
.......................................\README.md
.......................................\hAMSter_model
.......................................\.............\ca12_ams_103.vhd
.......................................\.............\initial.vhd
.......................................\.............\s_ams_103.vhd
.......................................\.............\testbench.vhd
.......................................\.............\transducer.vhd
.......................................\original_model
.......................................\..............\ initial.vhd
.......................................\..............\ca12_ams_103.vhd
.......................................\..............\s_ams_103.vhd
.......................................\..............\transducer.vhd
    

CodeBus www.codebus.net