Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pinlvji-design-VHDL Download
 Description: The use of Altera EP2C35 series FPGA chip using the SOPC-NIOSII-EP2C35 board design and simulation of a digital frequency meter, for 1Hz ~ 250KHz pulse frequency measurement using such as precision measurement that the entire internal bands in the measured, can achieve the same accuracy of measurement,with the measurement accuracy independent of frequency,finally,results are displayed on digital
 Downloaders recently: [More information of uploader 淡然]
 To Search:
File list (Check if you may need any files):
 

数字频率计设计 VHDL实现.txt
主设计模块程序\BIANHUAN.vhd
..............\BIANHUAN.vhd.bak
..............\BIANHUAN.vhdPreview
..............\clkout.vhd
..............\clkout.vhd.bak
..............\clkout.vhdPreview
..............\cnt10.vhd
..............\cnt10.vhd.bak
..............\display.vhd
..............\display.vhd.bak
..............\REG32B.vhd
..............\REG32B.vhd.bak
..............\REG32B.vhdPreview
..............\shejiti.asm.rpt
..............\shejiti.done
..............\shejiti.fit.rpt
..............\shejiti.fit.smsg
..............\shejiti.fit.summary
..............\shejiti.flow.rpt
..............\shejiti.map.rpt
..............\shejiti.map.summary
..............\shejiti.pin
..............\shejiti.qpf
..............\shejiti.qsf
..............\shejiti.sof
..............\shejiti.sta.rpt
..............\shejiti.sta.summary
..............\shejiti.vhd
..............\shejiti.vhdPreview
..............\shejiti.vwf
..............\stp1.stp
..............\TELTCL.vhd
..............\transcript
..............\xinhao.vhd
..............\xinhao.vhd.bak
..............\yunsuan.vhd
..............\yunsuan.vhd.bak
..............\incremental_db\README
..............\..............\compiled_partitions\shejiti.root_partition.cmp.atm
..............\..............\...................\shejiti.root_partition.cmp.dfp
..............\..............\...................\shejiti.root_partition.cmp.hdbx
..............\..............\...................\shejiti.root_partition.cmp.kpt
..............\..............\...................\shejiti.root_partition.cmp.logdb
..............\..............\...................\shejiti.root_partition.cmp.rcf
..............\..............\...................\shejiti.root_partition.map.atm
..............\..............\...................\shejiti.root_partition.map.dpi
..............\..............\...................\shejiti.root_partition.map.hdbx
..............\..............\...................\shejiti.root_partition.map.kpt
..............\db\prev_cmp_shejiti.asm.qmsg
..............\..\prev_cmp_shejiti.fit.qmsg
..............\..\prev_cmp_shejiti.map.qmsg
..............\..\prev_cmp_shejiti.qmsg
..............\..\prev_cmp_shejiti.sta.qmsg
..............\..\shejiti.asm.qmsg
..............\..\shejiti.asm_labs.ddb
..............\..\shejiti.cbx.xml
..............\..\shejiti.cmp.bpm
..............\..\shejiti.cmp.cdb
..............\..\shejiti.cmp.ecobp
..............\..\shejiti.cmp.hdb
..............\..\shejiti.cmp.kpt
..............\..\shejiti.cmp.logdb
..............\..\shejiti.cmp.rdb
..............\..\shejiti.cmp_merge.kpt
..............\..\shejiti.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
..............\..\shejiti.cuda_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
..............\..\shejiti.db_info
..............\..\shejiti.eco.cdb
..............\..\shejiti.fit.qmsg
..............\..\shejiti.hier_info
..............\..\shejiti.hif
..............\..\shejiti.map.bpm
..............\..\shejiti.map.cdb
..............\..\shejiti.map.ecobp
..............\..\shejiti.map.hdb
..............\..\shejiti.map.kpt
..............\..\shejiti.map.logdb
..............\..\shejiti.map.qmsg
..............\..\shejiti.map_bb.cdb
..............\..\shejiti.map_bb.hdb
..............\..\shejiti.map_bb.hdbx
..............\..\shejiti.map_bb.logdb
..............\..\shejiti.pre_map.cdb
..............\..\shejiti.pre_map.hdb
..............\..\shejiti.psp
..............\..\shejiti.rtlv.hdb
..............\..\shejiti.rtlv_sg.cdb
..............\..\shejiti.rtlv_sg_swap.cdb
..............\..\shejiti.sgdiff.cdb
..............\..\shejiti.sgdiff.hdb
..............\..\shejiti.sld_design_entry.sci
..............\..\shejiti.sld_design_entry_dsc.sci
..............\..\shejiti.smp_dump.txt
..............\..\shejiti.sta.qmsg
..............\..\shejiti.sta.rdb
..............\..\shejiti.sta_cmp.8_slow_1200mv_85c.tdb
..............\..\shejiti.syn_hier_info
..............\..\shejiti.tiscmp.fastest_slow_1200mv_0c.ddb
..............\..\shejiti.tiscmp.fastest_slow_1200mv_85c.ddb
    

CodeBus www.codebus.net