Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DIV Download
 Description: //divider dividend divisor* quotient+ remainder //dividend 32 bit //divisor 16 bit //quotient 32 bit //remainder 32 bit //need 32 clk to finish the calculation //start 1 start the calculation //start 0 keep the reset //when finished, sample 1, and the result will be keep until start 0
 Downloaders recently: [More information of uploader 顺星]
 To Search:
File list (Check if you may need any files):
 

div.v
tb_div.v
    

CodeBus www.codebus.net