Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiaotongdeng-FPGA Download
 Description: Traffic light controller controls the two main roads traffic intersection, crossing vehicles, straight signal, left turn signal shown separately, the transit time a, b is equal to two main roads, which indicates straight green light 30 s, indicates that the left turn the green light 12 s, when the green light changed to red light, yellow light 3 s, so that the vehicle can be parked in the parking line, the last 3 s corresponding yellow red signal light also, in order to prompt the driver ready to start . In the two main road junctions are equipped with sensors for detecting the presence or absence of vehicular traffic. When two roads have vehicle automatically in a green trunk, trunk b red state, then turn switch traffic. When the main road without a car, in the trunk b automatic green light, a red light state roads and vice versa, in order to improve traffic efficiency.
 Downloaders recently: [More information of uploader 江楠]
 To Search:
File list (Check if you may need any files):
 

JTD
...\CLKGEN.bsf
...\DAOLU1.vhd
...\DAOLU1.vhd.bak
...\DAOU2.vhd
...\DAOU2.vhd.bak
...\FD.vhd
...\FD.vhd.bak
...\JTD.asm.rpt
...\JTD.bdf
...\JTD.done
...\JTD.dpf
...\JTD.fit.rpt
...\JTD.fit.summary
...\JTD.flow.rpt
...\JTD.map.rpt
...\JTD.map.summary
...\JTD.pin
...\JTD.pof
...\JTD.qpf
...\JTD.qsf
...\JTD.qws
...\JTD.sof
...\JTD.tan.rpt
...\JTD.tan.summary
...\JTD_assignment_defaults.qdf
...\SW1.bsf
...\SW1.vhd
...\SW2.bsf
...\SW2.vhd
...\SW2.vhd.bak
...\YIMA1.vhd
...\YIMA1.vhd.bak
...\YIMA2.vhd
...\YIMA2.vhd.bak
...\YIMA3.vhd
...\YIMA4.vhd
...\YIMA4.vhd.bak
...\YIMA5.vhd
...\YIMA5.vhd.bak
...\daolu1.bsf
...\daolu2.bsf
...\db
...\..\JTD.db_info
...\..\JTD.eco.cdb
...\..\JTD.sld_design_entry.sci
...\..\logic_util_heursitic.dat
...\..\prev_cmp_JTD.asm.qmsg
...\..\prev_cmp_JTD.fit.qmsg
...\..\prev_cmp_JTD.map.qmsg
...\..\prev_cmp_JTD.qmsg
...\..\prev_cmp_JTD.tan.qmsg
...\fd.bsf
...\fd_10hz.bsf
...\incremental_db
...\..............\README
...\..............\compiled_partitions
...\..............\...................\JTD.root_partition.cmp.dfp
...\..............\...................\JTD.root_partition.cmp.kpt
...\..............\...................\JTD.root_partition.cmp.logdb
...\..............\...................\JTD.root_partition.map.dpi
...\..............\...................\JTD.root_partition.map.kpt
...\yima.bsf
...\yima0.bsf
...\yima1.bsf
...\yima2.bsf
...\yima3.bsf
JTD1
....\CLKGEN.bsf
....\DAOLU1.vhd
....\DAOLU1.vhd.bak
....\DAOU2.vhd
....\DAOU2.vhd.bak
....\FD.vhd
....\FD.vhd.bak
....\JTD.asm.rpt
....\JTD.bdf
....\JTD.done
....\JTD.dpf
....\JTD.fit.rpt
....\JTD.fit.summary
....\JTD.flow.rpt
....\JTD.map.rpt
....\JTD.map.summary
....\JTD.pin
....\JTD.pof
....\JTD.qpf
....\JTD.qsf
....\JTD.qws
....\JTD.sof
....\JTD.tan.rpt
....\JTD.tan.summary
....\JTD_assignment_defaults.qdf
....\SW2.bsf
....\SW2.vhd
....\SW2.vhd.bak
....\YIMA1.vhd
....\YIMA1.vhd.bak
....\YIMA2.vhd
....\YIMA2.vhd.bak
    

CodeBus www.codebus.net