Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: VHDL language with the design of digital clock, in the digital display minutes and seconds, and can manually adjust the minutes, To achieve the increase or decrease minutes. The design includes the following sections: (1) frequency circuit design, resulting in 1Hz clock signal, as the second time pulse (2) manual adjustment of the circuit, including when the increase when the minus points by sub-minus. (3) when the minutes and seconds timer circuit. (4) 7-segment LED display circuit. Set the initial state of SW1 and SW2 to high level. Toggle switch SW1 to low, minute to count up, seconds to stop Stop counting, when counting to 59, 00 to re-count the start, will SW1 toggle to high, in the current state of time. When the switch SW2 is low, the timer counts down in minutes and stops counting in seconds. When it decreases to 0, it counts down 59, and turns SW2 to HIGH to count in the current state.
 Downloaders recently: [More information of uploader panda]
 To Search:
File list (Check if you may need any files):
 

数字钟设计\clock.bgn
..........\clock.bit
..........\clock.bld
..........\clock.cmd_log
..........\clock.drc
..........\clock.ise
..........\clock.lfp
..........\clock.lso
..........\clock.ncd
..........\clock.ngc
..........\clock.ngd
..........\clock.ngr
..........\clock.ntrc_log
..........\clock.pad
..........\clock.par
..........\clock.pcf
..........\clock.prj
..........\clock.ptwx
..........\clock.restore
..........\clock.stx
..........\clock.syr
..........\clock.twr
..........\clock.twx
..........\clock.ucf
..........\clock.unroutes
..........\clock.ut
..........\clock.vhd
..........\clock.xpi
..........\clock.xst
..........\clock_guide.ncd
..........\clock_map.map
..........\clock_map.mrp
..........\clock_map.ncd
..........\clock_map.ngm
..........\clock_map.xrpt
..........\clock_ngdbuild.xrpt
..........\clock_pad.csv
..........\clock_pad.txt
..........\clock_par.xrpt
..........\clock_prev_built.ngd
..........\clock_summary.html
..........\clock_summary.xml
..........\clock_usage.xml
..........\clock_vhdl.prj
..........\......xdb\cst.xbcd
..........\.........\tmp\ise\version
..........\.........\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
..........\.........\...\...\............\..................\.........\HDProject_StrTbl
..........\.........\...\...\............\..................\__stored_object_table__
..........\.........\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
..........\.........\...\...\............\.........\.......\RunOnce_tcl_StrTbl
..........\.........\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
..........\.........\...\...\............\................\................\dpm_project_main_StrTbl
..........\.........\...\...\............\................\__stored_objects__
..........\.........\...\...\............\................\__stored_objects___StrTbl
..........\.........\...\...\............\................\__stored_object_table__
..........\.........\...\...\............\................Gui\GuiProjectData
..........\.........\...\...\............\...................\GuiProjectData_StrTbl
..........\.........\...\...\............\xreport\Gc_RvReportViewer-Current-Module
..........\.........\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
..........\.........\...\...\............\.......\Gc_RvReportViewer-Module-Data-clock
..........\.........\...\...\............\.......\Gc_RvReportViewer-Module-Data-clock_StrTbl
..........\.........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
..........\.........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
..........\.........\...\...\..REGISTRY__\Autonym\regkeys
..........\.........\...\...\............\bitgen\regkeys
..........\.........\...\...\............\common\regkeys
..........\.........\...\...\............\.pldfit\regkeys
..........\.........\...\...\............\Cs\regkeys
..........\.........\...\...\............\dumpngdio\regkeys
..........\.........\...\...\............\fuse\regkeys
..........\.........\...\...\............\HierarchicalDesign\HDProject\regkeys
..........\.........\...\...\............\..................\regkeys
..........\.........\...\...\............\hprep6\regkeys
..........\.........\...\...\............\idem\regkeys
..........\.........\...\...\............\map\regkeys
..........\.........\...\...\............\netgen\regkeys
..........\.........\...\...\............\.gc2edif\regkeys
..........\.........\...\...\............\...build\regkeys
..........\.........\...\...\............\..dbuild\regkeys
..........\.........\...\...\............\par\regkeys
..........\.........\...\...\............\ProjectNavigator\regkeys
..........\.........\...\...\............\................Gui\regkeys
..........\.........\...\...\............\.......SeedData\ProcessProperties\regkeys
..........\.........\...\...\............\...............\...jectProperties\regkeys
..........\.........\...\...\............\...............\regkeys
..........\.........\...\...\............\...............\UserLibrari

CodeBus www.codebus.net