Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_model_verilog Download
 Description: Uart communication protocol design reference for beginners can be used as a reference design, the code can be verified in the simulation software (modelsim, VCS, etc.).
 Downloaders recently: [More information of uploader bobby]
 To Search:
File list (Check if you may need any files):
 

13uart\uart\fifo8x16.v
......\....\transcript
......\....\wb_uart_defines.v
......\....\wb_uart_defines.v.bak
......\....\wb_uart_if.v
......\....\wb_uart_if.v.bak
......\....\wb_uart_rx.v
......\....\wb_uart_rx.v.bak
......\....\wb_uart_top.v
......\....\wb_uart_top.v.bak
......\....\wb_uart_tx.v
......\....\wb_uart_tx.v.bak
......\uart
13uart
    

CodeBus www.codebus.net