Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_fifo Download
 Description: This a UART with FIFO. The UART is programmed using verilog, it can transmit or receive batch data. The amount of data buffered can be changed by changing the depth of FIFO.
 Downloaders recently: [More information of uploader 耿瑞]
 To Search:
File list (Check if you may need any files):
 

uart_fifo
.........\fifo.v
.........\UART.v
.........\UART_RX.v
.........\UART_TX.v
    

CodeBus www.codebus.net