Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Demultiplexing-200-MHz-Data-Streams Download
 Description: Modern serial data protocols (e.g., FireWire, SONET, ATM, T4) sometimes require clocks that are faster than maximum FPGA global clock speeds. To solve this problem, the incoming clock (200 MHz in the example below) can be used to demultiplex the incoming single data stream into two parallel data streams clocked at one-half the speed (100 MHz here)
 Downloaders recently: [More information of uploader kiam]
 To Search:
File list (Check if you may need any files):
 

Demultiplexing 200 MHz Data Streams.pdf
    

CodeBus www.codebus.net