Title:
divider-achieved-by-verilog
Download
Description: The code in Verilog realize the crossover functions, the main achievement of the input clock frequency of 54 minutes, has been verified by simulation.
To Search:
File list (Check if you may need any files):
divider achieved by verilog.doc
