Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EMIF Download
 Description: This is DSP EMIF bus and FPGA communication as an example, has been testing can be used
 Downloaders recently: [More information of uploader steef]
 To Search:
File list (Check if you may need any files):
 

EMIF\altera_primitives.v
....\DSP_RD.v
....\EMIF.asm.rpt
....\EMIF.done
....\EMIF.fit.smsg
....\EMIF.fit.summary
....\EMIF.flow.rpt
....\EMIF.jdi
....\EMIF.map.smsg
....\EMIF.map.summary
....\EMIF.pin
....\EMIF.qpf
....\EMIF.qsf
....\EMIF.sta.summary
....\EMIF.tcl
....\EMIF.v
....\EMIF.v.bak
....\EMIF_test.v
....\EMIF_test_tb.v
....\EMIF_TY.v
....\EMIF_V1.v
....\EMIF_V1_T.v
....\EMIF_V1_T.v.bak
....\EMIF_VT.tcl
....\FFT_128_ip_exponent_output_ver.txt
....\FFT_128_ip_imag_output_ver.txt
....\FFT_128_ip_real_output_ver.txt
....\FIFO_16K_ip.qip
....\FIFO_16K_ip.v
....\FIFO_16K_ip_bb.v
....\FIFO_16K_ip_inst.v
....\FIFO_16K_ip_syn.v
....\FIFO_4K_ip.qip
....\FIFO_4K_ip.v
....\FIFO_4K_ip_bb.v
....\FIFO_4K_ip_syn.v
....\FIFO_8K_ip.qip
....\FIFO_8K_ip.v
....\FIFO_8K_ip_bb.v
....\FIFO_8K_ip_syn.v
....\FIFO_tb.cr.mti
....\FIFO_tb.mpf
....\fifo_tb.v
....\FIFO_TWO.v
....\FIFO_TWO.v.bak
....\IN_SYS.qip
....\IN_SYS.v
....\IN_SYS_bb.v
....\lpm.v
....\pll.ppf
....\pll.qip
....\pll.v
....\pll_syn.v
....\PLL_V1.ppf
....\PLL_V1.qip
....\PLL_V1.v
....\PLL_V1_bb.v
....\PLL_V1_syn.v
....\serv_req_info.txt
....\sgate.v
....\stp2.stp
....\transcript
....\vsim.wlf
....\wave.do
EMIF
    

CodeBus www.codebus.net