Title:
spi_verilog_master_slave_latest.tar
Download
Description: This project started the need to have robust yet simple SPI interface cores written in VHDL to use in generic FPGA-to-device interfacing.
The resulting cores generate small and efficient circuits, that operate very slow SPI clocks up to over 50MHz SPI clocks.
To Search:
File list (Check if you may need any files):
67506266spi_verilog_master_slave_latest.tar
