Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Chapter4 Download
 Description: The codes of Chapter4 of《Communication IC Design》
 Downloaders recently: [More information of uploader 许唐凯]
 To Search:
File list (Check if you may need any files):
 

第四章\8b0b\b8tob10_constraints.tcl
......\....\b8tob10_enc8b10b.v
......\....\b8tob10_encoding_lut.v
......\....\dec_b10tob8_dec8b10b.v
......\....\DW_8b10b_dec.v
......\....\DW_8b10b_enc.v
......\....\DW_8b10b_unbal.v
......\8b10b.v
......\b2tob10_enc.v
......\BCH\BCH\bch.c
......\...\...\bch.exe
......\...\...\Bch.in
......\...\...\BCH.VHT
......\...\...\BCH1.VHT
......\...\...\....5_11\CONST.VHD
......\...\...\........\DBUF.RPT
......\...\...\........\DCH1.RPT
......\...\...\........\DCOUNT.RPT
......\...\...\........\DEC.RPT
......\...\...\........\DEC.VHD
......\...\...\........\DSYN1.RPT
......\...\...\........\ECOUNT.RPT
......\...\...\........\ENC.RPT
......\...\...\........\ENC.VHD
......\...\...\........\ERING.RPT
......\...\...\........\SIM.CMD
......\...\...\........\SIM.CME
......\...\...\........\SIM.VHD
......\...\...\.ch15_5\CONST.VHD
......\...\...\.......\DEC.VHD
......\...\...\.......\ENC.VHD
......\...\...\.......\SIM.TXT
......\...\...\.......\SIM.VHD
......\...\...\......7\CONST.VHD
......\...\...\.......\DEC.VHD
......\...\...\.......\ENC.VHD
......\...\...\.......\SIM.CMD
......\...\...\.......\SIM.TXT
......\...\...\.......\SIM.VHD
......\...\...\BCH2.VHT
......\...\...\BCH3.VHT
......\...\...\.ch31_21\BCHIO.VHD
......\...\...\........\const.vhd
......\...\...\........\dec.vhd
......\...\...\........\enc.vhd
......\...\...\........\sim.cmd
......\...\...\........\sim.cme
......\...\...\........\sim.txt
......\...\...\........\sim.vhd
......\...\...\BCHIO.VHD
......\...\...\BCHS.VHT
......\...\bch2\bch.f
......\...\....\bch_dec.v
......\...\....\bch_decoder.v
......\...\....\bch_decoder15.v
......\...\....\bch_decoder15_test.v
......\...\....\bch_encoder.v
......\...\....\bch_enc_parity.v
......\...\....\bch_full_test.v
......\...\....\bch_func.inc
......\...\....\bch_tbench.v
......\...\....\enc_func_127.inc
......\...\....\enc_func_255.inc
......\...\....\enc_func_31.inc
......\...\....\enc_func_63.inc
......\...\....\enc_synd_calc.v
......\...\....\enc_synd_calc_dec.v
......\...\....\enc_synd_calc_enc.v
......\...\....\err_detect_rom.v
......\...\....\err_func_127.inc
......\...\....\err_func_127_rom.v
......\...\....\err_func_255.inc
......\...\....\err_func_255_rom.v
......\...\....\err_func_31.inc
......\...\....\err_func_31_rom.v
......\...\....\err_func_63.inc
......\...\....\err_func_63_rom.v
......\codec_test.v
......\convDecode_viterbi.c
......\convDecode_viterbi_format.c
......\conv_217.v
......\conv_217_tb.v
......\conv_217_word.v
......\crc_test.m
......\crc_test.v
......\crc_test_full.v
......\dec_rm.m
......\enc_rm.m
......\ff_const_mul.v
......\ff_mul.v
......\gen_full_table.m
......\gen_gf.m
......\gen_rs.m
......\gen_table.cpp
......\gen_table.m
......\get_gf_data.m
......\get_gf_index.m
......\gf2dec.m
......\GFmul.cpp
......\gfmul.v
    

CodeBus www.codebus.net