Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: bist 2017 paper Download
 Description: A new low-power (LP) scan-based built-in selftest (BIST) technique is proposed based on weighted pseudorandom test pattern generation and reseeding. A new LP scan architecture is proposed, which supports both pseudorandom testing and deterministic BIST. During the pseudorandom testing phase, an LP weighted random test pattern generation scheme is proposed by disabling a part of scan chains.
 Downloaders recently: [More information of uploader Maddy ]
 To Search:
File list (Check if you may need any files):
bist 2017 paper.pdf

CodeBus www.codebus.net