Description: Using VHDL language to design and implement a circuit, its function is 8 digital display digital 0-7. The first is the digital tube 0 display 0, other digital tube does not show; then digital tube 1 display 1, other digital tube does not show; and so on, digital tube 7 display after the display digital tube 0, so cycle. (hint: 0-7 cycles can be used 8 binary counter clock signal of the 1Hz count, the counter output to BCD to seven digital tube decoder, driven by digital display the corresponding number.)
To Search:
File list (Check if you may need any files):
diyi\db\deng.asm.qmsg
diyi\db\deng.cbx.xml
diyi\db\deng.cmp.cdb
diyi\db\deng.cmp.hdb
diyi\db\deng.cmp.logdb
diyi\db\deng.cmp.rdb
diyi\db\deng.cmp.tdb
diyi\db\deng.cmp0.ddb
diyi\db\deng.db_info
diyi\db\deng.eco.cdb
diyi\db\deng.fit.qmsg
diyi\db\deng.hier_info
diyi\db\deng.hif
diyi\db\deng.lpc.html
diyi\db\deng.lpc.rdb
diyi\db\deng.lpc.txt
diyi\db\deng.map.cdb
diyi\db\deng.map.hdb
diyi\db\deng.map.logdb
diyi\db\deng.map.qmsg
diyi\db\deng.pre_map.cdb
diyi\db\deng.pre_map.hdb
diyi\db\deng.rtlv.hdb
diyi\db\deng.rtlv_sg.cdb
diyi\db\deng.rtlv_sg_swap.cdb
diyi\db\deng.sgdiff.cdb
diyi\db\deng.sgdiff.hdb
diyi\db\deng.sld_design_entry.sci
diyi\db\deng.sld_design_entry_dsc.sci
diyi\db\deng.syn_hier_info
diyi\db\deng.tan.qmsg
diyi\db\deng.tis_db_list.ddb
diyi\db\deng.tmw_info
diyi\db\prev_cmp_deng.asm.qmsg
diyi\db\prev_cmp_deng.fit.qmsg
diyi\db\prev_cmp_deng.map.qmsg
diyi\db\prev_cmp_deng.qmsg
diyi\db\prev_cmp_deng.tan.qmsg
diyi\deng.asm.rpt
diyi\deng.done
diyi\deng.dpf
diyi\deng.fit.rpt
diyi\deng.fit.summary
diyi\deng.flow.rpt
diyi\deng.map.rpt
diyi\deng.map.summary
diyi\deng.pin
diyi\deng.pof
diyi\deng.qpf
diyi\deng.qsf
diyi\deng.qws
diyi\deng.sof
diyi\deng.tan.rpt
diyi\deng.tan.summary
diyi\deng.vhd
diyi\deng.vhd.bak
diyi\incremental_db\compiled_partitions\deng.root_partition.map.kpt
diyi\incremental_db\README
diyi\incremental_db\compiled_partitions
diyi\db
diyi\incremental_db
diyi
Download