Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dfe_filter Download
 Description: DEF algorithm for FIR filter verilog code with multiplier IP core, can be directly used simulation
 Downloaders recently: [More information of uploader 右下角]
 To Search:
File list (Check if you may need any files): 
 

dfe_filter\dfe_filter.v
..........\dfe_mult.xco
dfe_filter

CodeBus www.codebus.net