Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: spi_ad Download
 Description: Realizing the communication between FPGA and DA chip
 Downloaders recently: [More information of uploader 武永俊 ]
 To Search:
File list (Check if you may need any files):
spi_ad\design\tb_spi_interface.v
spi_ad\design\tb_spi_interface.v.bak
spi_ad\ip_core\greybox_tmp\cbx_args.txt
spi_ad\ip_core\rom_16x32.mif
spi_ad\ip_core\rom_16x32.qip
spi_ad\ip_core\rom_16x32.v
spi_ad\ip_core\rom_16x32_inst.v
spi_ad\proj\db\altsyncram_3ma1.tdf
spi_ad\proj\db\logic_util_heursitic.dat
spi_ad\proj\db\prev_cmp_spi_interface.qmsg
spi_ad\proj\db\spi_interface.asm.qmsg
spi_ad\proj\db\spi_interface.asm.rdb
spi_ad\proj\db\spi_interface.asm_labs.ddb
spi_ad\proj\db\spi_interface.cbx.xml
spi_ad\proj\db\spi_interface.cmp.bpm
spi_ad\proj\db\spi_interface.cmp.cdb
spi_ad\proj\db\spi_interface.cmp.hdb
spi_ad\proj\db\spi_interface.cmp.idb
spi_ad\proj\db\spi_interface.cmp.kpt
spi_ad\proj\db\spi_interface.cmp.logdb
spi_ad\proj\db\spi_interface.cmp.rdb
spi_ad\proj\db\spi_interface.cmp_merge.kpt
spi_ad\proj\db\spi_interface.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
spi_ad\proj\db\spi_interface.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
spi_ad\proj\db\spi_interface.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
spi_ad\proj\db\spi_interface.db_info
spi_ad\proj\db\spi_interface.eda.qmsg
spi_ad\proj\db\spi_interface.fit.qmsg
spi_ad\proj\db\spi_interface.hier_info
spi_ad\proj\db\spi_interface.hif
spi_ad\proj\db\spi_interface.ipinfo
spi_ad\proj\db\spi_interface.lpc.html
spi_ad\proj\db\spi_interface.lpc.rdb
spi_ad\proj\db\spi_interface.lpc.txt
spi_ad\proj\db\spi_interface.map.ammdb
spi_ad\proj\db\spi_interface.map.bpm
spi_ad\proj\db\spi_interface.map.cdb
spi_ad\proj\db\spi_interface.map.hdb
spi_ad\proj\db\spi_interface.map.kpt
spi_ad\proj\db\spi_interface.map.logdb
spi_ad\proj\db\spi_interface.map.qmsg
spi_ad\proj\db\spi_interface.map.rdb
spi_ad\proj\db\spi_interface.map_bb.cdb
spi_ad\proj\db\spi_interface.map_bb.hdb
spi_ad\proj\db\spi_interface.map_bb.logdb
spi_ad\proj\db\spi_interface.pre_map.hdb
spi_ad\proj\db\spi_interface.pti_db_list.ddb
spi_ad\proj\db\spi_interface.root_partition.map.reg_db.cdb
spi_ad\proj\db\spi_interface.routing.rdb
spi_ad\proj\db\spi_interface.rtlv.hdb
spi_ad\proj\db\spi_interface.rtlv_sg.cdb
spi_ad\proj\db\spi_interface.rtlv_sg_swap.cdb
spi_ad\proj\db\spi_interface.sgdiff.cdb
spi_ad\proj\db\spi_interface.sgdiff.hdb
spi_ad\proj\db\spi_interface.sld_design_entry.sci
spi_ad\proj\db\spi_interface.sld_design_entry_dsc.sci
spi_ad\proj\db\spi_interface.smart_action.txt
spi_ad\proj\db\spi_interface.smp_dump.txt
spi_ad\proj\db\spi_interface.sta.qmsg
spi_ad\proj\db\spi_interface.sta.rdb
spi_ad\proj\db\spi_interface.sta_cmp.8_slow_1200mv_85c.tdb
spi_ad\proj\db\spi_interface.syn_hier_info
spi_ad\proj\db\spi_interface.tiscmp.fastest_slow_1200mv_0c.ddb
spi_ad\proj\db\spi_interface.tiscmp.fastest_slow_1200mv_85c.ddb
spi_ad\proj\db\spi_interface.tiscmp.fast_1200mv_0c.ddb
spi_ad\proj\db\spi_interface.tiscmp.slow_1200mv_0c.ddb
spi_ad\proj\db\spi_interface.tiscmp.slow_1200mv_85c.ddb
spi_ad\proj\db\spi_interface.tis_db_list.ddb
spi_ad\proj\db\spi_interface.tmw_info
spi_ad\proj\db\spi_interface.vpr.ammdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.db_info
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.ammdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.cdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.dfp
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.hdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.kpt
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.logdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.cmp.rcfdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.cdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.dpi
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.hbdb.cdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.hbdb.hb_info
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.hbdb.hdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.hbdb.sig
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.hdb
spi_ad\proj\incremental_db\compiled_partitions\spi_interface.root_partition.map.kpt
spi_ad\proj\incremental_db\README
spi_ad\proj\output_files\spi_interface.asm.rpt
spi_ad\proj\output_files\spi_interface.done
spi_ad\proj\output_files\spi_interface.eda.rpt
spi_ad\proj\output_files\spi_interface.fit.rpt
spi_ad\proj\output_files\spi_interface.fit.smsg
spi_ad\proj\output_files\spi_interface.fit.summary
spi_ad\proj\output_files\spi_interface.flow.rpt
spi_ad\proj\output_files\spi_interface.jdi
spi_ad\proj\output_files\spi_interface.map.rpt
spi_ad\proj\output_files\spi_interface.map.summary
spi_ad\proj\output_files\spi_interface.pin
spi_ad\proj\output_files\spi_interface.sof
spi_ad\proj\output_files\spi_interface.sta.rpt

CodeBus www.codebus.net