Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Synchronous FIFO Download
 Description: mplementation of a synchronous first in first out (FIFO) queue design with 16*8 RAM. A write FIFO that controls the data stream by writing enable terminals and controls read of data in the FIFO by the read enable. The operation of writing and reading is triggered by the rising edge of the clock. When the data of FIFO is full and empty, set the corresponding high level to indicate
 Downloaders recently: [More information of uploader 张森 ]
 To Search:
File list (Check if you may need any files):
同步FIFO设计 .doc

CodeBus www.codebus.net