Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: _uart_test2 Download
 Description: data transmitted from FPGA to PC using COM PORT version 2
 Downloaders recently: [More information of uploader anh92]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
_uart_test2\uart\BaudTickGen.v 841 2018-02-22
_uart_test2\uart\debounce.v 364 2018-02-19
_uart_test2\uart\debounce.v.bak 371 2018-02-19
_uart_test2\uart\uart_rx.v 2633 2018-02-22
_uart_test2\uart\uart_rx.v.bak 0 2018-02-14
_uart_test2\uart\uart_rx_top.v 988 2018-02-22
_uart_test2\uart\uart_rx_top.v.bak 0 2018-02-14
_uart_test2\uart\uart_tx.v 1230 2018-02-21
_uart_test2\uart\uart_tx.v.bak 132 2018-02-14
_uart_test2\uart\uart_tx_top.v 1414 2018-02-21
_uart_test2\uart\uart_tx_top.v.bak 85 2018-02-14
_uart_test2\uart_test2.qpf 1418 2018-02-14
_uart_test2\uart_test2.qsf 29736 2018-02-23
_uart_test2\uart_test2.v 2755 2018-02-23
_uart_test2\uart 0 2018-02-22
_uart_test2 0 2018-02-23

CodeBus www.codebus.net