Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog的边沿检测技术_设计源代码 Download
 Description: The detection program of the rising descending edge of the waveform data has been verified by simulation
 Downloaders recently: [More information of uploader gxgone]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
edge_tech_design\edge_tech_design.asm.rpt 8625  2011-06-25

edge_tech_design\edge_tech_design.done 26  2011-06-25

edge_tech_design\edge_tech_design.fit.rpt 89331  2011-06-25

edge_tech_design\edge_tech_design.fit.smsg 513  2011-06-25

edge_tech_design\edge_tech_design.fit.summary 612  2011-06-25

edge_tech_design\edge_tech_design.flow.rpt 7448  2011-06-25

edge_tech_design\edge_tech_design.map.rpt 20191  2011-06-25

edge_tech_design\edge_tech_design.map.summary 470  2011-06-25

edge_tech_design\edge_tech_design.pin 27099  2011-06-25

edge_tech_design\edge_tech_design.pof 524475  2011-06-25

edge_tech_design\edge_tech_design.qpf 1272  2011-06-25

edge_tech_design\edge_tech_design.qsf 2860  2011-06-25

edge_tech_design\edge_tech_design.sof 240776  2011-06-25

edge_tech_design\edge_tech_design.sta.rpt 30691  2011-06-25

edge_tech_design\edge_tech_design.sta.summary 639  2011-06-25

edge_tech_design\src\edge_tech_block.bdf 11918  2011-06-25

edge_tech_design\src\edge_tech_design.v 871  2011-06-25

edge_tech_design\src\edge_tech_design.v.bak 0  2011-06-25

edge_tech_design\src 0  2011-09-09

edge_tech_design 0  2011-09-09

CodeBus www.codebus.net