Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: deadzone Download
 Description: The code function is to realize the dead zone control of the pulse signal. The dead zone of 10us is realized according to the input pulse, and the direct connection of IGBT is avoided.
 Downloaders recently: [More information of uploader FollowSky]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
DEAD_ZONE.v 2538 2017-08-05
F_div.v 406 2017-08-04

CodeBus www.codebus.net