Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 异步FIFO Download
 Description: Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.
 Downloaders recently: [More information of uploader 大黄黄黄]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
FIFO_RD.v 350  2017-11-01

FIFO_STATUS.v 648  2017-11-01

FIFO_WR.v 342  2017-11-01

RD_ptr_empty.v 884  2017-11-25

Sync_RD.v 367  2017-11-25

Sync_WR.v 365  2017-11-25

WR_ptr_full.v 920  2017-11-25

CodeBus www.codebus.net