Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: log_verilog Download
 Description: Calculate log, verilog language using cordic method
 Downloaders recently: [More information of uploader 罗十一]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
log_cordic.v 22610 2018-04-02
基于CORDIC的反双曲正切函数的FPGA实现.pdf 1059143 2014-10-10
基于FPGA的自然对数变换器的设计与实现.pdf 1382855 2014-05-20
cordic_cell_log.v 984 2014-10-11

CodeBus www.codebus.net