Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 4位全加器 计数器等程序 Download
 Description: EDA simulation tools used for EDA development of multiple programs; Including: 4 bit full adder, 12 frequency division, 128 frequency division, basketball counting stopwatch (part), counter; It can be used with EDA simulation software or with development board.
 Downloaders recently: [More information of uploader 李云龙777]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
248分频.txt 450 2017-01-12
lanqiu.txt 1361 2017-01-11
计数器.txt 1483 2017-01-12
4位全加器程序.txt 141 2017-01-12
12分频.txt 192 2017-01-12

CodeBus www.codebus.net