Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 24_Timer Download
 Description: The 24-bit timer written by Verilog has APB bus interface, which can set working mode and count initial value.
 Downloaders recently: [More information of uploader libus]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
24_Timer\Timer24.v 2203 2019-03-26
24_Timer\Timer24_tb.v 2154 2019-03-25
24_Timer 0 2019-04-01

CodeBus www.codebus.net