Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 哈夫曼编码器设计实验报告 Download
 Description: Design a 1MHz FIR low pass filter. Huffman coding is required for a section of data sequence to make the average code length the shortest, and the output of each element encoding and the encoded data sequence. The elements of the sequence are the 10 Numbers [0-9], each of which corresponds to a 4-bit binary representation. Let's say 5 is equal to 0101, and 9 is equal to 1001. The length of the input data sequence is 256. First output the encoding of each element, and then output the data sequence corresponding Huffman coding sequence. Requirements: (1) clock signal frequency 16MHz; (2) input signal bit width of 8bits, symbol rate of 16MHz Requirements in Matlab FIR filter floating-point and fixed-point simulation, and determine the FIR filter tap coefficient (4) write the test simulation program.
 Downloaders recently: [More information of uploader 羊羊驼]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
哈夫曼编码器设计实验报告.docx 225363 2018-06-20

CodeBus www.codebus.net