Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
Other resource
Title:
占空比1:1的通用分频模块
Download
Category:
VHDL-FPGA-Verilog
Tags:
File Size:
805byte
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
Jack_chenyr
Description:
1:1 generic-frequency module
Downloaders recently:
[
More information of uploader Jack_chenyr
]
To Search:
[
int1ctsr
] - assembly language TSR interruption time
[
usb1.1_Verilog
] - USB1.1 IP core for device control, writt
[
c51_LCD_program
] - -Program for C51 LCD.
[
MD5_v12
] - MD5 algorithm VC example, a very, very g
[
superSPI
] - with AHDL prepared MAXPULS development.
[
fakepassword.Zip
] - password procedures designed fake passwo
[
end
] - adjustable duty cycle to achieve the sub
[
divded-VHDL
] - a simple VHDL-frequency module, which ca
[
pwm_higt
] - modelsim designed adjustable duty cycle
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Games
Plug-in
Trojan
Program registrar
SDK
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.