uart_verilog include UART port of VERILOG source,

Title: uart_verilog

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
9.46kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
marsxd

Description: include UART port of VERILOG source, the program tested in FPGA, as chip design, or FPGA design of a complete IP cores, hardware design brothers can make reference.

Downloaders recently: [More information of uploader marsxd]

To Search: uart verilog uart fpga UART fpga uart verilog uart uart_verilog fpga IP verilog verilog ip fpga verilog

[AutoDial] - use dial-up ADSL written procedures, the
[Altera_uart_Verilog] - FPGA/CPLD applications, UART Verilog HDL
[UART(FPGA).Rar] - FPGA-based UART serial communication con
[uart_core_vhdlORverilog] - uart series of vhdl and verilog. lattic
[Uart_16550_Verilog_Source] - UART_16550_verilogHDL source, lattice ch
[ip] - USART the Verilog code. rar, including m
[UART_Download] - This is the FPGA a serial communication
[UART_send] - Verilog HDL send serial procedures, ACTE
[UART] - Simple UART procedure described in veril
[paoma] - FPGA designs implemented with the Marque

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net