Description: digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), the digital technology in the field of communications is widely used, the cases described in VHDL as a PLL reference source has been tuned. Compiler synplicty.Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the data locked up and the descending; Top-level document is PLL.GDF
- [Open Source Watom C Complier] - Open Source Watom C Complier Package.th
- [ARMPLL] - s3c24140 arm920t PLL programming, and I
- [cordic] - towards sin, cos trigonometry count VHDL
- [ug_altpll] - altera the IP core, for hardware descrip
- [MCU_CPLD] - SCM and cpld Bus way communication throu
- [my_pll] - VHDL, the use of lock-in-law to achieve
- [jiaotongdeng] - VHDL design of traffic lights, all the p
- [DIGTAL_FIR] - Loop filter design, FPGA-based PLL appli
- [div248] - Using VHDL realization of 2,4,8 sub-freq
- [weitongbu] - Digital phase-locked loop to achieve bit
File list (Check if you may need any files):
Download