Description: procedures using VHDL : frequency synthesis, DDS major call LPM
- [mcs_51_cpld] - procedures major hardware description la
- [LCD1602bus] - procedures used C51 : SCM right LCD1602
- [Exp6-VGA] - through UART from the host PC to read im
- [SIN_fashengqi] - 2006altera race-based soft-core Nios wid
- [DDS_sin] - VHDL DDS Direct Digital Frequency Synthe
File list (Check if you may need any files):