Description: 2006altera race-based soft-core Nios wide spectrum of sinusoidal signal generator design : Abstract : The use of design-based Nios II embedded processor SOPC technology. Altera Corporation system to the Cyclone FPGA series of digital platform, microprocessor, bus, Digital Frequency Synthesizer, memory and I/O interface hardware concentrated in an FPGA, the use of direct digital frequency synthesis technology and digital modulation waveforms required to achieve the rise, Using FPGA ROM storage of the DDS waveform table, and make full use of on-chip resources, improve the system's accuracy, stability and robustness. Use of new digital signal processing (DSP) technology, Nios through software programming to solve different ways of achieving modulation and choice. Realize the system freq
- [SRAM@DMAexperiment.Rar] - Altera NIOS processor experiments QUARTU
- [200684154022] - sinusoidal signal generator [e-Competiti
- [ruanjiansheji] - This simple network mobility analyzer ba
- [signal-generator] - FPGA signal generator procedures, the su
- [dds_using_FPGA] - Verilog prepared based on the FPGA to ac
- [DDS] - The use of EDA technology and FPGA devel
- [dds] - Dds realize functions, using Quartus sof
- [ISE_chinese] - Xilinx ISE Chinese Concise Guide, Xilinx
- [DDS] - DDS Principle Introduction (Chinese) DD
File list (Check if you may need any files):
Download