Welcome![Sign In][Sign Up]
Location:
Search - 50mhz 1hz veril

Search list

[VHDL-FPGA-Verilog50M

Description: verilog 语言写的分频模块,实现用50Mhz的时钟频率分出1hz的频率,也就是一秒的频率-verilog language sub-frequency module, using the 50Mhz clock frequency 1hz separation, that is, the frequency of second
Platform: | Size: 1024 | Author: lvlv | Hits:

CodeBus www.codebus.net