Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - 74181

Search list

[Other resource] ALU_verilog

Description: 用verilog语言编写的4位算术逻辑单元ALU,功能参考74181，包含.v文件以及测试用.vwf文件
Platform: | Size: 2438 | Author: 颜心馨 | Hits:

[VHDL-FPGA-Verilog] ALU_verilog

Description: 用verilog语言编写的4位算术逻辑单元ALU,功能参考74181，包含.v文件以及测试用.vwf文件-Verilog languages with four arithmetic logic unit ALU, functional reference to 74,181, including. V documents and testing. Vwf document
Platform: | Size: 2048 | Author: 颜心馨 | Hits:

[ELanguage] yunsuanqi

Description: maxplus下连接硬件实现74181运算器-Connect the hardware to achieve maxplus calculator 74181
Platform: | Size: 130048 | Author: wenyu | Hits:

[VHDL-FPGA-Verilog] alu_16

Description: 三种16位整数运算器的ALU设计方法，调用库函数74181（4位ALU），组成串行16位运算器。(用74181的正逻辑) B．调用库函数74181和74182，组成提前进位16位运算器。(用74181的正逻辑) 注意：调74181库设计，加进位是“0”有效，减借位是“1”有效，所以最高位进位或借位标志寄存器要统一调整到高有效 C．用always @，case方式描述16位运算器。-Three 16-bit integer arithmetic logic unit of the ALU design methodology, called library function 74181 (4 ALU), composed of serial 16-bit arithmetic logic unit. (With 74,181 positive logic) B. Call library functions 74181 and 74182 to form the advance into the 16-bit arithmetic logic unit. (With 74,181 positive logic) Note: 74,181 Treasury tune the design, add bit is
Platform: | Size: 1024 | Author: yifang | Hits:

[Documents] work1

Description: 验证74181的功能 已通过仿真-Authentication function of the 74181,through simulation
Platform: | Size: 159744 | Author: liuyong | Hits:

[Documents] work2

Description: 用74181和74182设计的一个8位运算器 已通过仿真-Designed by 74181 and 74182 of an 8-bit arithmetic logic unit has been through simulation ~~~~~~~~~~~~~~~~~~~~~
Platform: | Size: 201728 | Author: liuyong | Hits:

[VHDL-FPGA-Verilog] ALU_design

Description: 74181alu vhdl设计，欢迎您的下载-74181alu vhdl
Platform: | Size: 318464 | Author: wws | Hits:

[VHDL-FPGA-Verilog] YYPP

Description: 计算机组织与系统结构实验 用一个74182芯片和四个74181芯片构成一个4位逻辑算数运算器，实现平台为Cyclone II EP2C35F672C6-Computer Organization and Architecture Designing for Performance Experiment
Platform: | Size: 265216 | Author: 欧泽林 | Hits:

[VHDL-FPGA-Verilog] 74181ALU

Description: alu功能。实现计算机的数字运算。运用的是74181芯片-alu function. The number of computer-based operations. Use the 74181 chip. .
Platform: | Size: 1024 | Author: 刘墉 | Hits:

[Embeded-SCM Develop] arithmeticunit

Description: 实验一 运算器实验 一、实验目的： 1.掌握运算器的组成及工作原理； 2.了解4位函数发生器74181的组合功能，熟悉运算器执行算术操作和逻辑操作的具体实现过程； 3.验证带进位控制的74181的功能。 -A calculator for a test experiment, experiment: 1. Master computing device and its working principle 2. About four combinations of function generator 74 181 features, familiar with the operation performs arithmetic operations and logic operations of the specific implementation process 3. verification into the digital control of 74 181 features.
Platform: | Size: 57344 | Author: 董俐 | Hits:

[VHDL-FPGA-Verilog] myboothmul

Description: 三种16位整数运算器的ALU设计方法，调用库函数74181（4位ALU），组成串行16位运算器。(用74181的正逻辑) B．调用库函数74181和74182，组成提前进位16位运算器。(用74181的正逻辑) 注意：调74181库设计，加进位是“0”有效，减借位是“1”有效，所以最高位进位或借位标志寄存器要统一调整到高有效 C．用always @，case方式描述16位运算器-Three 16-bit integer arithmetic logic unit of the ALU design methodology, called library function 74181 (4 ALU), composed of serial 16-bit arithmetic logic unit. (With 74,181 positive logic) B. Call library functions 74181 and 74182 to form the advance into the 16-bit arithmetic logic unit. (With 74,181 positive logic) Note: 74,181 Treasury tune the design, add bit is
Platform: | Size: 177152 | Author: 王川 | Hits:

[Documents] ALU

Description: quartus ii 13.0 based,74181 vhdl code implementation
Platform: | Size: 2112512 | Author: cccwe1 | Hits:

CodeBus www.codebus.net