Search - 8b_10b

Search - 8b_10b - List

[Other resource] xapp336_8b10b DL : 1: 可编程器件大厂Xilinx提供的高速多状态编码8b_10b编码器，可直接使用在Xilinx公司器件的设计上-Xilinx programmable device manufacturers to provide high-speed multi-state coding 8b_10b encoder, direct access to the Xilinx devices on the design
Update : 2008-10-13 Size : 175.37kb Publisher : 宋云成
[Other resource] 8b_10b DL : 3: vhdl编写，8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) Synchronous clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input Asynchronous active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later
Update : 2008-10-13 Size : 71.4kb Publisher : 聂样
[VHDL-FPGA-Verilog] xapp336_8b10b DL : 0: 可编程器件大厂Xilinx提供的高速多状态编码8b_10b编码器，可直接使用在Xilinx公司器件的设计上-Xilinx programmable device manufacturers to provide high-speed multi-state coding 8b_10b encoder, direct access to the Xilinx devices on the design
Update : 2025-03-14 Size : 175kb Publisher : 宋云成
[VHDL-FPGA-Verilog] 8b_10b DL : 0: vhdl编写，8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) Synchronous clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input Asynchronous active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later -VHDL prepared, 8b-10b codec design Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) Synchronous clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input Asynchronous active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later
Update : 2025-03-14 Size : 71kb Publisher : 聂样
[Crack Hack] 8b10b DL : 0: 8b_10b encoder/decoder
Update : 2025-03-14 Size : 68kb Publisher : dinesh
[VHDL-FPGA-Verilog] top_8b_10b_code DL : 0: 光纤通信8B_10b编码；8B/10B 编码顾名思义，即将发送方的 8bit 并行信号通过特殊的映射变成 10bit 并行信号
Update : 2025-03-14 Size : 1kb Publisher : L
[VHDL-FPGA-Verilog] 8b_10b DL : 0: 8b_10b编码解码源码以及相应的测试文件基于14.2-8b_10b codec source code and the corresponding test file is based on 14.2
Update : 2025-03-14 Size : 557kb Publisher : mayunfeng
[CA auth] 10B8B DL : 0: 8B_10B译码程序已通过验证，程序波形与输出没有问题-8B_10B decoding program has been validated, the program is no problem with the output waveform
Update : 2025-03-14 Size : 1kb Publisher : 陈永举
[VHDL-FPGA-Verilog] 8b_10b DL : 0: 8B10B 编解码实现用VHDL实现的-8B10B encoding decoding
Update : 2025-03-14 Size : 71kb Publisher : andi
[Industry research] HIGH-8B_10B-DECODE-ASIC DL : 0: 本文重点研究了高速8b／10b解码器的设计与实现，在详细介绍了解码原理及多种传统解码方案的基础上，采用流水线结构设计了高速8b／10b解码器。通过仔细分析传统解码器的不足，精心设计流水线结构及触发器在关键路径上的插入点，使得所设计电路的速度比传统解码器有了较大的提升。-This paper focuses on the 8b／l 0b decoder，including the decoding principles and a variety of decoding schemes which will be analyzed and compared in this paper． With careful analysis of conventional decoder，pipelined decoder is well designed and insertion points on the critical path are carefully selected．
Update : 2025-03-14 Size : 9.5mb Publisher : 梧桐雨
[Linux-Unix] ENCODE_8B_10B DL : 0: 8B_10B编码器FPGA设计,平台上验证，结果可用。(Design of FPGA encoder 8B_10B,reading out crc after calculating the value.)
Update : 2025-03-14 Size : 1kb Publisher : dsadgag